Abstract-As one of the most promising candidates for future digital circuit applications, single-electron tunneling (SET) technology has been used to ensure further feature size reduction and ultralow power dissipation. However, this technology raises very serious concerns about reliable functioning, particularly due to random background charges and tight fabrication tolerances. Accurate evaluation of reliability for SET circuits has thus become a crucial step toward their reliability analysis and improvement. This brief proposes a statistical reliability model for SET logic gates, which takes into account the actual process variations and input probabilities. In particular, we study two typical SET logic gates (two-input NOR and NAND gates) for gate reliability evaluation. Instead of assuming a constant failure rate for logic gates as in most previous work, we show how logic inputs affect the reliability of the individual gates with discussions on the overall reliability of the system consisting of logic gates. This model can be used in future computer-aided design tools to estimate tunneling events, energy consumption, and reliability of SET-based digital logic circuits.
formalism [3] , the probabilistic transfer matrix (PTM) [4] , the probabilistic gate model, and the bifurcation method [6] . More recently, reliability analysis considering the effects of internal parameter variations on individual gates was also presented [18] . However, most of the previous work on reliability analysis is analytical in nature and, thus, is unlikely to capture the impact of one logic module's reliability on the subsequent modules.
Reliability improvement, on the other hand, involves the use of various techniques for increased reliability. From the circuit designers' point of view, the following approaches can be used to improve the reliability of circuits with unreliable nanodevices.
1) For a given logic structure, different circuit parameters lead to different reliabilities. This provides room for reliability improvement [19] . 2) Instead of using traditional digital signal representation (i.e., logic low or high are defined as discrete voltage/ charge levels), one can introduce a new information encoding (such as entropy) to make the circuits less sensitive to random noises [2] , [20] . 3) Some research work focus on fault-tolerant circuit architectures using redundancy [7] , [21] [22] [23] [24] [25] , most of which are an extended study of von Neumann's multiplexing theory on majority and NAND gates.
In the first approach, the reliability improvement has been shown to be very limited. While method 2 looks promising, it seems to be complicated and hard to implement with nanotechnology. For method 3, research shows that a low failure rate for each individual gate is required, and a high degree of redundancy is normally needed. However, the availability of a large number of devices on chip suggests that the redundancy strategy is still one of the best solutions in dealing with reliability problem. This is one of the reasons behind why most of the current literature is focusing on redundant architectures. This brief evaluates the reliability of SET-based logic gates by presenting a statistical model that takes into account a variety of parameter variations. Generally speaking, the source of variations or fluctuations depends on technology being used for implementing a logic gate. In the case of CMOS technology, one may consider MOSFETs' threshold voltage, power supply, temperature, physical size variations of transistors, and other random noises. In this brief, we will focus on singleelectron threshold logic where the main fluctuations come from capacitances, input signal levels, and, particularly, random background charges. Previous work assumes a constant failure rate of individual gates, which is simply not the case, as will 0018-9383/$25.00 © 2008 IEEE be shown later in this brief. The significance of the proposed model includes: 1) indication that the reliability of a gate is not independent of other gates in the circuit but is affected by all its fan-ins, and that the reliability propagates through the circuit in different ways than traditional methods; 2) ability to set up the relationship between process variations and the error bound for reliable operations, which serves as an important guideline for circuit designers; and 3) its general applicability to other logic gates and other nanoscale technologies while our discussions are given on SET-based two-input NOR and NAND logic gates only. SET threshold logic uses a net charge of zero or one electron as logic values because it is designed in such a way that the output voltage change is appreciable with and without electron tunneling. The proposed model applies to other SET digital logic families as long as they are based on voltage mode, such as SET transistor logic, SET BDD logic, and SET programmable logic.
It is worth noting that our discussions throughout this brief are based on the orthodox theory that ignores cotunneling (as a second-order effect) involved in the tunnel junctions of SET-based logic gates. It has been recognized that cotunneling can play an important role in the real-world environment and require precise quantum mechanical analysis. Research shows, however, that cotunneling events are generally very rare processes compared to a normal tunnel event [14] , particularly in situations where only one or few tunnel junctions are involved, as is the case for individual gate modeling to be discussed.
II. STATISTICAL RELIABILITY MODEL FOR INDIVIDUAL GATES
A variety of nanoscale devices are currently being used to design digital logic. SET devices are such an example, where the Boolean logic values 0 and 1 are encoded as net charges of zero and one electron [9] [10] [11] [12] [13] . However, the random noises (such as process variations and random background charges) and physical failures with devices and interconnects may lead to faulty logic behaviors. When this happens with a wrong logic output, the logic gate/circuit is said to fail. If a logic gate has a failure probability ε, it is said to have a reliability r, where r = 1 − ε. The failures due to random noises are generally called "soft errors," while those caused by physical defects are named "hard errors." In this section, we will use two-input SET-based logic gates as an example to show by experiment how the gate reliabilities depend on process variations and input signal probabilities. For several reviews of experimental work on single electron phenomena, the readers are referred to related literature on this subject (e.g., [16] and [17] ). While we can consider all possible statistical noises, including temperature and supply voltage variation, it is assumed in this brief that only soft errors caused by such process variations as capacitance fluctuations and background charges are studied with special attention to input signal probabilities that may significantly affect the gate reliability, even for the same process variations, as will become clear later in this section. Thus, the proposed model turns out to be approximate with statistical nature. 
A. Implementation of a Two-Input NOR Gate
A generic SET-based threshold logic gate has been proposed in [11] and is shown in Fig. 1 for convenience of discussion. This gate, if the involved parameters are chosen properly, is able to implement a certain Boolean function [11] . In Fig. 1 . assuming Y is the logic level of output voltage V o , and X a set of input voltages, we have
where
Note that q e is the fundamental charge of an electron, and more details on the derivation of the above equations can be found in [26] .
As an instance of Fig. 1 , a two-input NOR gate is shown in Fig. 2 . When 0 V and 16 mV are chosen as logic 0 and 1, respectively, the following parameter values (called standard values) can be used to implement NOR logic: V b = 16 mV; C 1 = C 2 = 0.5 aF; C o = 9 aF; C b = 10.6 aF; C j = 1.0 aF; and R j = 100 kΩ (see [26] and [27] for the details about how to derive these parameters). Fig. 3 depicts the simulation results using the simulator SIMON [14] , which verify the correct logic operation. However, the NOR gate is sensitive to process variations (such as capacitances that deviate their standard values) and random background charges on islands x and y, and it may become unreliable due to these random noises. Given specific variations of all parameters in the circuit, a general sensitivityto-variation analysis can be carried out experimentally using MATLAB and SIMON [15] .
B. Experiment on the Reliability of a Two-Input NOR Gate
In order to see how the reliability of the above two-input NOR gate depends on random noises as well as input patterns, we conduct a particular experiment with the following assumptions (the same can be done with any other gates).
1) The noises from all capacitances and islands (i.e., nodes x and y in Fig. 2 ) are modeled as a Gaussian process with mean µ and variance σ 2 . The probability density function of the Gaussian distribution is
where z is a random variable. In case of capacitances, z is the random capacitance value, with mean µ being its standard value. In case of islands, z represents the random background charge value, with mean µ = 0. The value of σ can be selected based on the varying range of the random variable. If the range is ±η × 100% for capacitances or ±η × q e for random background charges, then the value of σ can be set as follows: σ c = 1/3ηC std for capacitances (here, C std is the standard capacitance value) or σ q = ηq e /3 for random background charges. This is because, in a Gaussian distribution, 99.7% of the area is within three standard deviations. Here, η is an important parameter representing the extent of process variations and is, hence, called variation factor thereafter.
2) The probabilities of input voltages V 1 and V 2 being logic 1 are P 1 and P 2 , respectively, and they are independent. The experiment is done as follows. Random fluctuations are injected into all capacitances in the circuit and background charges q x and q y on islands x and y by using Gaussian distribution. The circuit is then simulated with SIMON for different input voltages (V 1 and V 2 ), which are also randomly generated based on their probabilities P 1 and P 2 . The process of varying the values and conducting simulations is repeated for T = 10 000 times while the data are collected. Assuming that the number of correct outputs is M , the ratio M/T can be used as a good estimate of the gate reliability r. Note that this experiment is based on the static response of the gate with the assumption that any transient process is finished before the simulation data are collected. Indeed, there is no guarantee that a tunneling event would occur within a certain period, even though all conditions for tunneling are met. However, considering the fact that the error probability of a tunneling event is an exponential function of time delay, this probability is pretty close to 0 (typically around 10 −12 ∼ 10 −9 ), as long as the delay is large enough (typically around nanoseconds) [11] , and would not be considered a big concern, compared to the reliability in our discussions.
The above evaluation process is repeated for different values of η, P 1 , and P 2 , and the gate reliability can be generally expressed in terms of η, P 1 , and P 2 , i.e., r = r(η, P 1 , P 2 ). Table I shows one group of the estimated reliabilities with a specific value of η = 0.04. Instead of reporting all data about the reliabilities from our experiments, we observe from this evaluation process the following: 1) the gate reliability r is reduced, as expected, when the value of η increases; 2) the two inputs of the gate are equivalent in logic, making the results symmetrical in terms of P 1 and P 2 , as demonstrated in Table I with some statistical error; and 3) the value of r is strongly dependent on P 1 and P 2 . It can also be seen from Table I that for this NOR gate, the highest reliability is achieved when
The above experiment assumes a Gaussian distribution shared by both capacitances and random background charges with a single variation factor η. However, depending on the device fabrication technology, these fluctuations may have different distributions (such as uniform distribution) with different statistical parameters. In this case, more variation factors are generally needed during the above reliability evaluation, while the experimental procedure still keeps the same.
C. Statistical Model for Gate Reliability
Instead of finding out an explicit expression r = r(η, P 1 , P 2 ) which is statistically difficult, we resort to the regression method as follows. For a given value of η, the two models are used for the two-input NOR gate, i.e.,
where the coefficients α i (i = 0, 1, and 2) and α j (j = 0, 1, 2, and 3) are constants. To see how accurate the above models are, we use the method of least squares to obtain the values of all coefficients in (6) and (7) with data of Table I When taking into account the role of η, the first model can be generally rewritten as
where α 0 (η), α 1 (η), and α 2 (η) can be obtained using the above experiments.
D. Reliability Model for Other Gates
The similar experiment can be conducted for any type of gates with multiple inputs. For instance, a two-input NAND gate can also be implemented using Fig. 2 with different parameters: V b = 16 mV; C 1 = C 2 = 0.5 aF; C o = 9 aF; C b = 11.8 aF; C j = 1.0 aF; and R j = 100 kΩ. By performing the reliability experiment, we observe similar properties of the reliability r, except that with a NAND gate, the value of r reaches maximum when P 1 = P 2 = 0 for any given variation factor η. Therefore, a similar reliability model can be used for the two-input NAND gate, i.e.,
where the coefficients β 0 (η), β 1 (η), and β 2 (η) can be obtained again through the experiments. In general, for K-input gates, the statistical reliability model can be approximately expressed as
with the coefficients γ 0 (η), γ 1 (η) ,and γ 2 (η) to be determined statistically by the experiments.
III. RELIABILITY ANALYSIS FOR SET-BASED LOGIC CIRCUITS
It is straightforward that if the variation factor η of an individual gate increases, its reliability would be reduced, and the circuit with these gates may eventually become much unreliable. Given the above reliability models, a natural question to ask is: For what value of variation factor η can the circuit consisting of individual gates operate reliably in a probabilistic sense? This similar question has been answered through bifurcation analysis [6] if the failure rate of an individual gate is a constant ε. In [6] , it was found theoretically that the error bound for a NAND gate is ε * = 0.08856. In other words, the individual NAND gate should have a reliability no smaller than r * = 1 − ε * = 0.91144 for the circuit built out of NAND gates to compute reliably with probability greater than 1/2. However, the assumption of a constant reliability in the circuit is unrealistic. This is because the reliability of a specific logic gate in the circuit, along with its input probabilities, determines its output probability, which, as indicated in our statistical model, will change the reliability of its fan-out gates. More specifically, the same NAND gates in the circuit may have different reliabilities due to the varying probabilities at their inputs, and all these probabilities and reliabilities can also propagate throughout the circuit from its inputs to outputs.
Generally speaking, for realistic circuits, one can simply use (8)- (10) to calculate the individual gate's reliability from primary inputs to outputs. The problem is that in order to evaluate the overall reliability of the system (by which we mean whether the system can operate reliably in a probabilistic sense), one needs to assume all possible signal probabilities at the inputs when using the above equations, which is computationally very expensive. However, with the bifurcation approach, which represents a worst-case scenario [6] , the efficiency can be significantly improved. In other words, the bifurcation analysis is independent of input probabilities, while the reliability calculation for specific circuits is not. Any analysis on specific circuits using particular input probabilities gives no information about the reliability of the circuit. In this section, we will apply the bifurcation technique when the individual gate reliability r is not a constant.
A. Bifurcation Analysis for Circuits Built Out of NOR Gates
Assuming that the two inputs of a NOR gate are independent, with probabilities P 1 and P 2 of their logic values being "1," the probability P o of the output V o being "1" is
where r is the reliability of the gate, given by (8) .
For bifurcation analysis, let P 1 = P 2 = X n , and P 0 = X n+1 . Combining (8) and (11) leads to a nonlinear mapping function, which is described by The bifurcation procedure works numerically as follows. If one chooses an initial value of the bifurcation parameter η, then X n in (12) converges to x 0 . When |f (x 0 )| > 1, x 0 loses stability. In other words, the system computes reliably in a probabilistic sense. This is because of the fact that for a twoinput NOR gate to function reliably, two identical inputs of "1" or "0" should output a "0" or "1," respectively. Indeed, when η is very small, the gate has a high reliability, and it is found that |f (x 0 )| > 1, indicating that the system is reliable. As η gradually increases, one can keep checking if |f (x 0 )| > 1 for any solution x 0 to (12) . Eventually, at η = η * , |f (x 0 )| = 1. That is when the system fails to compute reliably. This behavior can be interpreted as follows. Any circuit built out of two-input NOR gates with η < η * can operate reliably in a probabilistic sense. Note that η represents the range of process variations, as discussed in Section II. In other words, the reliability of the whole circuit has been associated with the noise parameter. This is impossible with previous work, which assumes a constant failure rate for all gates in the circuit. For detailed discussions on bifurcation technique, the readers are referred to [6] .
By using the above bifurcation on (12) with an initial value of η = 0, we find that η * = 0.0324, x 0 = 0.3928 (with |f (x 0 )| = 1), α 0 = 0.9247, α 1 = −0.5918, and α 2 = 0.1935.
From the above bifurcation analysis, the reliabilities of different gates in the circuit keep changing from one gate to the next, and therefore, X n propagates in a different way from the traditional approach. Fig. 4 shows the value of reliability r i at the ith stage (or gate) in the network, assuming the input probabilities of 0.5. For instance, at η = 0.04, the individual gate reliability varies from 0.862 to 0.911. Overall, the gate reliability increases with a reduced value of η, as expected. Additionally, it can clearly be seen in the figure that when η = 0.02 < η * , the motion of gate reliability becomes periodic (because X n becomes periodic) at about the twelfth stage, and the system can compute reliably in a probabilistic sense. When η = 0.04 > η * , both X n and the gate reliability (and, hence, X n ) converge to a stable fixed point after the fortieth stage, meaning that the value of η is too large for the system to operate reliably from a probabilistic point of view.
B. Bifurcation Analysis for Circuits Built Out of NAND Gates
Assuming that the two inputs of a NAND gate are independent, with probabilities P 1 and P 2 of their logic values being "1," the probability P o of the output V o being "1" is
where r is given by (9) . Using similar bifurcation analysis, one can have the following nonlinear mapping function:
Our computation reveals that for a system built out of twoinput NAND gates, η * = 0.0358, x 0 = 0.6062 (with |g (x 0 )| = 1), β 0 = 1.0000, β 1 = −0.1093, and β 2 = 0.0893. It is interesting to see that at η = η * = 0.0358, the average reliability over all possible input probabilities of the NAND gate can be obtained from (9) and is found to be r avg = r * = 0.8960, compared to the traditional reliability bound of 1 − ε * = 1 − 0.08856 = 0.91144 where ε * is the error threshold given by Gao et al. [6] , with the assumption of a constant failure rate ε for the two-input NAND gate.
C. Reliability Analysis for Circuits With Various Gates
The above bifurcation analysis assumes that the inputs of a gate are statistically independent. However, this assumption is generally invalid for the circuit built with both NOR and NAND gates and other gates, where the input signals of a gate may be correlated. In this case, calculation of their joint and conditional probabilities among the inputs is generally required before the output probability can be evaluated [5] . The PTMs proposed in [4] can be used to address this issue. The only difference is that in our situations, the reliability is not a constant, but a function of input probabilities, as shown in (8) and (9) . Since the PTM approach is based on an exhaustive listing of input and output probabilities, the computational cost could be very expensive for large circuits. A more efficient mechanism based on Bayesian networks has been reported [3] to deal with this situation.
It should also be mentioned that in the real world, some buffers may be needed when logic gates are cascaded, depending on specific application circuits. Fortunately, when the capacitance parameters of a SET threshold logic gate are carefully chosen, one can limit the capacitive influence when multiple gates cascaded. Typically, the output capacitance C o (see Fig. 1 ) is selected to be much larger than other capacitors, resulting in low input capacitance and high output capacitance [26] . While our focus is on general circuits with NAND and NOR gates without buffers, the proposed model does apply to the buffers if they are actually needed. The only difference is that the bifurcation analysis cannot be performed directly to the circuit with both NAND/NOR gates and buffers, since they have different mapping functions. A possible solution is to do the bifurcation analysis for regular gates and for buffers separately in order to find their error bounds, the smaller of which serves as the actual error bound of the circuit.
IV. FURTHER WORK AND APPLICATION
The proposed model characterizes a SET-based logic gate in terms of reliability and can be used not only for the whole circuit reliability analysis, but also for tunneling event analysis and energy estimation. From (11) and (13), the probability for the tunneling event inside a gate j to occur (P t,j ) depends on its input probability as well as reliability, both of which are closely interwoven with other gates and may propagate throughout a circuit from its inputs to its outputs. The energy consumed by a single tunneling event can be calculated as ∆E j = q e (|V j | − V c ), where V j is the voltage across the junction, and V c is the critical voltage of the junction. Thus, the sum of the products of P t,j and ∆E j (i.e., ΣP t,j ∆E j ) over all tunnels gives an estimated energy consumption of the SET-based logic circuit. The detailed implementation of this idea shall be investigated in our future research work.
Further work is also needed to further discuss multiple-input logic gates and their characterization in terms of reliability and to perform bifurcation analysis and/or reliability analysis in general.
V. CONCLUSION
We have proposed a statistical reliability model for individual SET logic gates. The reliabilities of logic gates in a circuit are dependent on each other (even if they are physically identical), instead of being a constant, as assumed in prior work. This is due to the fact that a gate's reliability determines its output probability (depending on its logic function), which, in turn, affects the reliability of the next gate that acts as a load of the previous gate, and so on. With the bifurcation analysis, it has been demonstrated that there exists an upper bound of process variations for individual gates, which allows the circuit to operate reliably in a probabilistic sense. Potential extensions and applications of the proposed model have also been briefly discussed.
